

Abstract

Integrated circuit comprising series-connected subassemblies

5

10

15

The integrated circuit comprises subassemblies (2) connected in series enabling synchronization of the subassemblies to be achieved in simple manner. Each subassembly comprises a first power supply terminal (B1) and a second power supply terminal (B2) and a clock input (H1 to H5). The subassemblies are connected in series to the terminals of a voltage supply source (3) so that the same current (I) flows through the different subassemblies. The clock input (H1 to H5) of each subassembly (2a to 2e) is connected to a common clock circuit (5) by means of devices (6a to 6e) for shifting the clock signal levels, for example comprising capacitors and/or transistors. Each subassembly can comprise a decoupling capacitor and a voltage limiting circuit between its first and second power supply terminals.

(Figure 1)

10/534462
537482

(19) Organisation Mondiale de la Propriété
Intellectuelle
Bureau international



(43) Date de la publication internationale
17 juin 2004 (17.06.2004)

PCT

(10) Numéro de publication internationale
WO 2004/051446 A1

(51) Classification internationale des brevets⁷ : G06F 1/26

(71) Déposant (pour tous les États désignés sauf US) : COM-
MISSARIAT A L'ENERGIE ATOMIQUE [FR/FR];
31-33, Rue de la Fédération, F-75752 Paris (FR).

(21) Numéro de la demande internationale :
PCT/FR2003/003449

(22) Date de dépôt international :
21 novembre 2003 (21.11.2003)

(72) Inventeurs; et

(75) Inventeurs/Déposants (pour US seulement) : CHA-
TROUT, Daniel [FR/FR]; 1, allée Maurice Ravel,
F-26200 Montelimar (FR). BELLEVILLE, Marc
[FR/FR]; 12, rue de Chantemerle, F-38120 Saint Egrève
(FR).

(25) Langue de dépôt : français

(26) Langue de publication : français


(30) Données relatives à la priorité :
02/14763 25 novembre 2002 (25.11.2002) FR

(74) Mandataires : HECKE, Gérard etc.; Cabinet Hecke,
WTC Europole, 5, place Robert Schuman, BP 1537,
F-38025 Grenoble Cédex 1 (FR).

[Suite sur la page suivante]

(54) Title: INTEGRATED CIRCUIT COMPRISING SERIES-CONNECTED SUBASSEMBLIES

(54) Titre : CIRCUIT INTEGRE COMPORTANT DES SOUS-ENSEMBLES CONNECTES EN SERIE



(57) Abstract: The invention concerns an integrated circuit comprising series-connected subassemblies (2), to provide simple synchronization of the subassemblies. Each subassembly includes a first line terminal (B1) and a second line terminal (B2) and a clock input (H1 to H5). The subassemblies are connected in series to the terminals of a supply voltage source (3), such that the various subassemblies circulate the same current (I). The clock input (H1 to H5) of each subassembly (2a to 2e) is connected to a common clock circuit (5) via devices (6a to 6e) adapted to offset the clock signal levels, for example comprising capacitors and/or transistors. Each subassembly can include one by-pass capacitor and one voltage limiting circuit between its first and second line terminals.

3...POWER SUPPLY
5...CLOCK
2A - 2E...SUBASSEMBLIES

[Suite sur la page suivante]

WO 2004/051446 A1